

# HM42-CP Block Diagram

PCB P/N : 48.4GW01.011  
REVISION : -1 09920

Project code: 91.4GW01.001 (HM42-CP)  
91.4GY01.001 (JE40-CP)  
91.4GZ01.001 (SJV41-CP)  
91.4JD01.001 (BA40-CP)

Clock Generator  
ICS9LRS3197AKLFT

X2  
14.318Mhz

DDRIII Slot 0  
800/1066

DDRIII Slot 1  
800/1066

20

21

DDRII Channel A

DDR II Channel B

Intel CPU  
Arrandale

4, 5, ..., 9, 10

FDI x8

DMI x4

X3  
27Mhz

N11P-GE1  
N11M-GE1

Nvida

RGB CRT

LVDS ICH

HDMI

CRT

24

LCD  
WXGA+

23

HDMI

25

SYSTEM DC/DC  
RT8223

| INPUTS   | OUTPUTS          |
|----------|------------------|
| DCBATOUT | 5V_S5<br>3D3V_S5 |

SYSTEM DC/DC  
RT8209E

| INPUTS   | OUTPUTS |
|----------|---------|
| DCBATOUT | 1D5V_S3 |

SYSTEM DC/DC  
RT8209E

| INPUTS   | OUTPUTS               |
|----------|-----------------------|
| DCBATOUT | 1D05V_VTT<br>1D05V_S0 |

SYSTEM DC/DC  
RT9025

| INPUTS   | OUTPUTS |
|----------|---------|
| DCBATOUT | 1D8V_S0 |

SYSTEM DC/DC  
RT8209E

| INPUTS   | OUTPUTS  |
|----------|----------|
| DCBATOUT | VGA_CORE |

SYSTEM DC/DC  
TPS5161

| INPUTS   | OUTPUTS     |
|----------|-------------|
| DCBATOUT | VCC_GFXCORE |

CPU DC/DC  
ISL62882C

| INPUTS   | OUTPUTS  |
|----------|----------|
| DCBATOUT | VCC_CORE |

CHARGER  
ISL88731C

| INPUTS   | OUTPUTS |
|----------|---------|
| DCBATOUT | BT+     |

BA40\_Power\_BD  
09768-1

Discrete N11M

緯創資通

Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Block Diagram

Size  
A3

Document Number

HM42-CP

Rev

SC

Date: Friday, January 22, 2010

Sheet 1 of 72

Mini-Card  
WLAN

38

Mini-Card  
3G

38

PCIE

USB 2.0

RJ45  
CONN

Giga LAN  
BCM57780

31

PCIE

X1  
25Mhz

X5  
25Mhz

MIC IN

INT MIC

HD AUDIO  
CODEC  
ALC272

33

AZALIA

PCB STACKUP



TOP  
GND  
S  
S  
GND  
BOTTOM

LINE OUT

OP AMP  
G1454

34

2CH SPEAKER



CPU FAN

INTEL  
PCH  
14 USB 2.0/1.1 ports  
ETHERNET (10/100/1000Mb)  
High Definition Audio  
6 SATA ports  
8 PCIE ports  
ACPI 1.1  
LPC I/F  
PCI/PCI BRIDGE

11, 12, ..., 18, 19

X6  
32.768Khz

LPC Bus

LPC debug

41

KBC  
ENE 3930

40

X4  
32.768Khz

Flash ROM  
128KB

41

Thermal  
Sensor

39

G792

Touch  
PAD

43

Int.  
KB

40

Card Reader  
AU 6433

37

SD/MMC  
MS/MS Pro/xD

37

SATA HDD

26

SATA ODD

27

Flash ROM  
4MB

41

BA40\_Power\_BD  
09768-1

41

A B C D E

# PCH Strapping

| Name                  | Schematics Notes                                                                                                                                                                                                                                                                  |
|-----------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SPKR                  | <b>Reboot option at power-up</b><br><b>Default Mode:</b> Internal weak Pull-down.<br><b>No Reboot Mode with TCO Disabled:</b> Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.                                                                                        |
| INIT3_3V#             | Weak internal pull-down. Do not pull high.                                                                                                                                                                                                                                        |
| GNT3#/GPIO55          | <b>Default Mode:</b> Internal pull-up.<br><b>Low (0) = Top Block Swap Mode</b> (Connect to ground with 4.7-kΩ weak pull-down resistor).                                                                                                                                           |
| INTVRMEN              | <b>High (1) = Integrated VRM is enabled</b><br><b>Low (0) = Integrated VRM is disabled</b>                                                                                                                                                                                        |
| GNT0#, GNT1#          | <b>Default (SPI):</b> Left both GNT0# and GNT1# floating. No pull up required.<br><b>Boot from PCI:</b> Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating.<br><b>Boot from LPC:</b> Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor. |
| GNT2#/GPIO53          | <b>Default - Internal pull-up.</b><br><b>Low (0)=</b> Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).                                                                                                                                    |
| GPIO33                | <b>Default:</b> Do not pull low.<br><b>Disable ME in Manufacturing Mode:</b> Connect to ground with 1-kΩ pull-down resistor.                                                                                                                                                      |
| SPI_MOSI              | <b>Enable iTPM:</b> Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor.<br><b>Disable iTPM:</b> Left floating, no pull-down required.                                                                                                                                            |
| NV_ALE                | <b>Enable Danbury:</b> Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor.<br><b>Disable Danbury:</b> Connect to ground with 4.7-kΩ weak pull-down resistor.                                                                                                                     |
| NC_CLE                | Weak internal pull-up. Do not pull low.                                                                                                                                                                                                                                           |
| HAD_DOCK_EN#/GPIO[33] | <b>Low (0):</b> Flash Descriptor Security will be overridden.<br><b>High (1) :</b> Flash Descriptor Security will be in effect.                                                                                                                                                   |
| HDA_SDO               | Weak internal pull-down. Do not pull high.                                                                                                                                                                                                                                        |
| HDA_SYNC              | Weak internal pull-down. Do not pull high.                                                                                                                                                                                                                                        |
| GPIO15                | Weak internal pull-down. Do not pull high.                                                                                                                                                                                                                                        |
| GPIO8                 | Weak internal pull-up. Do not pull low.                                                                                                                                                                                                                                           |
| GPIO27                | <b>Default = Do not connect (floating)</b><br>High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit.<br>Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.                     |

## PCIE Routing

|       |           |
|-------|-----------|
| LANE1 | LAN       |
| LANE2 | MiniCard1 |
| LANE3 | MiniCard2 |

## USB Table





| Pair | Device       |
|------|--------------|
| 0    | USB3         |
| 1    | USB2         |
| 2    | USB4         |
| 3    | MINICARD1    |
| 4    | WECAM        |
| 5    | Touch Panel  |
| 6    | NC           |
| 7    | NC           |
| 8    | NC           |
| 9    | USB1 (HS)    |
| 10   | Finger Print |
| 11   | Blue Tooth   |
| 12   | MINIC2       |
| 13   | Cardreader   |


# Processor Strapping

| Pin Name | Strap Description                                                 | Configuration (Default value for each bit is 1 unless specified otherwise)                                                                                                                                                                                                                                                                                      | Default Value |
|----------|-------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------|
| CFG[4]   | <b>Embedded DisplayPort Presence</b>                              | 1: Disabled - No Physical Display Port attached to Embedded DisplayPort.<br>0: Enabled - An external Display Port device is connected to the Embedded Display Port.                                                                                                                                                                                             | 1             |
| CFG[3]   | <b>PCI-Express Static Lane Reversal</b>                           | 1: Normal Operation.<br>0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...                                                                                                                                                                                                                                                                                          | 1             |
| CFG[0]   | <b>PCI-Express Configuration Select</b>                           | 1: Single PCI-Express Graphics<br>0: Bifurcation enabled                                                                                                                                                                                                                                                                                                        | 1             |
| CFG[7]   | <b>Reserved - Temporarily used for early Clarksfield samples.</b> | <b>Clarksfield (only for early samples pre-ES1) -</b> Connect to GND with 3.01K Ohm/5% resistor<br><b>Note:</b> Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report].<br>For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality. | 0             |

<Variant Name>

|                                |                 |                                                                               |                  |
|--------------------------------|-----------------|-------------------------------------------------------------------------------|------------------|
| <b>緯創資通</b>                    |                 | <b>Wistron Corporation</b>                                                    |                  |
|                                |                 | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                  |
| Title                          |                 |                                                                               |                  |
| <b>Table of Content</b>        |                 |                                                                               |                  |
| Size<br>A3                     | Document Number |                                                                               | Rev<br><b>SC</b> |
| <b>HM42-CP</b>                 |                 |                                                                               |                  |
| Date: Friday, January 22, 2010 | Sheet 2         | of 72                                                                         |                  |







0113 -1

del 3rd 62.10055.341 and 4th 62.10055.321  
 3rd and 4th have been purged  
 CE will confirm SQM if it can add BOM  
 CE will release EC to add to BOM

62.10040.611  
 2ND = 62.10053.561  
 3RD = 62.10055.341  
 4th = 62.10055.321

lab stuff 2nd,3rd and 4 th in BOM  
 Eng add 1st source(62.10040.611)  
 Eng do not stuff 4 th in BOM  
 because 4 th have been purge ,so stuff 1st in BOM  
 but CE said, 4th need stuff in PD if not any concern





AUBURN CLARKUNF  
62.10040.611  
2ND = 62.10053.561  
3rd = 62.10055.341  
4th = 62.10055.321

AUBURN CLARKUNF  
62.10040.611  
2ND = 62.10053.561  
3rd = 62.10055.341  
4th = 62.10055.321


<Variant Name>

**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (3/7)**

Size: A3 Document Number: **HM42-CP** Rev: **SC**

Date: Friday, January 22, 2010 Sheet: 6 of 72



PROCESSOR CORE POWER

48A

VCC\_CORE


- AG35 VCC
- AG34 VCC
- AG33 VCC
- AG32 VCC
- AG31 VCC
- AG30 VCC
- AG29 VCC
- AG28 VCC
- AG27 VCC
- AG26 VCC
- AF35 VCC
- AF34 VCC
- AF33 VCC
- AF32 VCC
- AF31 VCC
- AF30 VCC
- AF29 VCC
- AF28 VCC
- AF27 VCC
- AD35 VCC
- AD34 VCC
- AD33 VCC
- AD32 VCC
- AD31 VCC
- AD30 VCC
- AD29 VCC
- AD28 VCC
- AD27 VCC
- AD26 VCC
- AC35 VCC
- AC34 VCC
- AC33 VCC
- AC32 VCC
- AC31 VCC
- AC30 VCC
- AC29 VCC
- AC28 VCC
- AC27 VCC
- AC26 VCC
- AA35 VCC
- AA34 VCC
- AA33 VCC
- AA32 VCC
- AA31 VCC
- AA30 VCC
- AA29 VCC
- AA28 VCC
- AA27 VCC
- AA26 VCC
- Y35 VCC
- Y34 VCC
- Y33 VCC
- Y32 VCC
- Y31 VCC
- Y30 VCC
- Y29 VCC
- Y28 VCC
- Y27 VCC
- Y26 VCC
- V35 VCC
- V34 VCC
- V33 VCC
- V32 VCC
- V31 VCC
- V30 VCC
- V29 VCC
- V28 VCC
- V27 VCC
- V26 VCC
- U35 VCC
- U34 VCC
- U33 VCC
- U32 VCC
- U31 VCC
- U30 VCC
- U29 VCC
- U28 VCC
- U27 VCC
- U26 VCC
- R35 VCC
- R34 VCC
- R33 VCC
- R32 VCC
- R31 VCC
- R30 VCC
- P29 VCC
- P28 VCC
- P27 VCC
- P26 VCC

AUBURNDALE


1.1V RAIL POWER  
CPU CORE SUPPLY

POWER  
CPU VIDS

SENSE LINES




AUBURNF, CLARKUNF  
62.10040.611  
2ND = 62.10053.561 3rd = 62.10055.341 4th = 62.10055.321




The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.


Please note that the VTT Rail Values are Auburndale VTT=1.05V; Clarkfield VTT=1.1V





|                                                                            |                          |       |         |
|----------------------------------------------------------------------------|--------------------------|-------|---------|
| <Variant Name>                                                             |                          |       |         |
| 緯創資通 Wistron Corporation                                                   |                          |       |         |
| 21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsein 221, Taiwan, R.O.C. |                          |       |         |
| Title                                                                      |                          |       |         |
| CPU (4/7)                                                                  |                          |       |         |
| Size                                                                       | Document Number          | Rev   |         |
| Custom                                                                     | HM42-CP                  | SC    |         |
| Date:                                                                      | Friday, January 22, 2010 | Sheet | 7 of 72 |





Please note that the VTT Rail Values are Auburndale VTT=1.05V; Clarksfield VTT=1.1V








AUBURNF,CLARKUNF  
62.10040.611  
2ND = 62.10053.561  
3rd = 62.10055.341  
4th = 62.10055.321






## SO-DIMM VREFDQ (M3) Circuit for Clarksfield Processor



1130 -SC

VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.







## Processor Strapping

| PCI-Express Configuration Select |                                                  |
|----------------------------------|--------------------------------------------------|
| CFG0                             | 1: Single PEG(Default)<br>0: Bifurcation enabled |


| CFG3 - PCI-Express Static Lane Reversal |                                                                                   |
|-----------------------------------------|-----------------------------------------------------------------------------------|
| CFG3                                    | 1: Normal Operation(Default)<br>0: Lane Numbers Reversed<br>15 -> 0, 14 -> 1, ... |


| CFG4 - Display Port Presence |                                                                                                                                                                            |
|------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CFG4                         | 1: Disabled; No Physical Display Port attached to Embedded Display Port (Default)<br>0: Enabled; An external Display Port device is connected to the Embedded Display Port |


| CFG7(Reserved) - Temporarily used for early Clarksfield samples. |                                                                                                                                                                                                                                                                                                                                               |
|------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CFG7                                                             | Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor.<br><br>Note: Only temporary for early CFD sample (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report].<br>For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality. |



<Variant Name>











1209 -SC








## PCH strapping

| BOOT BIOS Strap |          |                    |
|-----------------|----------|--------------------|
| GNT#0           | GNT#1    | BOOT BIOS Location |
| 0               | 0        | LPC                |
| 1               | 0        | Reserved           |
| floating        | 0        | PCI                |
| floating        | floating | SPI (Default)      |

|           |                                                                                   |
|-----------|-----------------------------------------------------------------------------------|
| PCI_GNT#1 |                                                                                   |
| 1         | Default<br>(Internal pull up)                                                     |
| 0         | Configures DMI for<br>ESI compatible<br>operation<br>(Not for Mobile<br>platform) |

```
41 PCLK_FWH
12 CLK_PCI_FB
40 CLK_PCI_KBC
```



PCH strapping

|          |                         |
|----------|-------------------------|
| NV_CLE   | DMI termination voltage |
| floating | internal pull-up        |

✗ These pins are left as NC,  because the function is disabled


|          |                                 |
|----------|---------------------------------|
| NV_ALE   |                                 |
| 1        | Enable Anti-Theft Tech          |
| floating | Disable<br>(internal pull down) |

| DMI Termination Voltage |                                              |
|-------------------------|----------------------------------------------|
| NV_CLE                  | Set to Vss when low.<br>Set to Vcc when high |


**USB**

| Pair | Device           |
|------|------------------|
| 0    | USB3             |
| 1    | USB2             |
| 2    | NC               |
| 3    | MINICARD1 (WLAN) |
| 4    | WECAM            |
| 5    | NC               |
| 6    | NC               |
| 7    | NC               |
| 8    | 3G SIM Card      |
| 9    | USB1 (HS)        |
| 10   | NC               |
| 11   | Blue Tooth       |
| 12   | MINIC2 (3G)      |
| 13   | Cardreader       |

HM42-CP SA



1006 -SA swap net



PCH strapping

|                                                        |                                                                           |
|--------------------------------------------------------|---------------------------------------------------------------------------|
| Al6 swap override Strap/Top-Block Swap Override jumper |                                                                           |
| PCI_GNT#3                                              | Low = Al6 swap override/Top-Block Swap Override enabled<br>High = Default |

&lt;Variant Name&gt;

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**PCH (5/9)**

Size






|  |                 |
|--|-----------------|
|  | Document Number |
|--|-----------------|

A3 4

**D** ☐


1



GPIO27 has a weak[20K] internal pull up.  
To enable on-die PLL Voltage regulator,  
should not place external pull down.










|                  |                          |             |          |
|------------------|--------------------------|-------------|----------|
| Title            |                          |             |          |
| <b>PCH (6/9)</b> |                          |             |          |
| Size<br>A3       | Document Number          |             | Rev      |
|                  | <b>HM42-CP</b>           |             | <b>S</b> |
| Date:            | Friday, January 22, 2010 | Sheet 16 of | 72       |











Layout Note:  
Place these Caps near  
SO-DIMMA.



Note:  
If SA0\_DIM0 = 0, SA1\_DIM0 = 0  
SO-DIMMA SPD Address is 0xA0  
SO-DIMMA TS Address is 0x30  
  
If SA0\_DIM0 = 1, SA1\_DIM0 = 0  
SO-DIMMA SPD Address is 0xA2  
SO-DIMMA TS Address is 0x32

REVERSE TYPE





14 PCH\_BL\_ON >> PCH\_BL\_ON 1 R429 0R2J-2-GP KBC\_BL\_ON\_IN 40  
66 NV\_BLON\_IN >> NV\_BLON\_IN 1 R427 0R2J-2-GP DIS  
R418 100KR2J-1-GP



UMA

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

| Title |
|-------|
|-------|

### Function

Size

|                 |  |
|-----------------|--|
| Document Number |  |
|-----------------|--|

**HM42-CP**

Rev



SC

Date: Friday, January 22, 2010



Sheet

Sheet 22 of 72

# LCD/INVERTER/CCD CONN LCD/CCD CONN




1016 -SB




1005 -SA


define same as SJM50-PU, can use SJM50 Cable



1016 -SB




## Internal Mic



Discrete N11M


|                 |                          |                                                                                                             |  |
|-----------------|--------------------------|-------------------------------------------------------------------------------------------------------------|--|
| <b>緯創資通</b>     |                          | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |  |
| Title           |                          |                                                                                                             |  |
| <b>LCD CONN</b> |                          |                                                                                                             |  |
| Size            | Document Number          | Rev                                                                                                         |  |
|                 | <b>HM42-CP</b>           | <b>SC</b>                                                                                                   |  |
| Date:           | Friday, January 22, 2010 | Sheet 23 of 72                                                                                              |  |

Layout Note:  
Place these resistors  
close to the CRT-out  
connector




**Layout Note:**  
\* Must be a ground return path between this ground and the ground on the VGA connector.  
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

## CRT I/F & CONNECTOR





6  
1  
7  
2  
8  
3  
9  
4  
10  
5

## Hsync & Vsync level shift




## DDC\_CLK & DATA level shift





## SATA Connector



UMA

緯創資通

## Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

| Title |
|-------|
|-------|

**HDD CONN**

| Size | Document Number |
|------|-----------------|
|------|-----------------|


## HM42-CP

|     |    |
|-----|----|
| Rev | SC |
|-----|----|

Date: Friday, January 22, 2010

|       |    |    |    |
|-------|----|----|----|
| Sheet | 26 | of | 72 |
|-------|----|----|----|

## ODD Connector



UMA

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

| Title |
|-------|
|-------|

***QDD***

| Size | Document Number |
|------|-----------------|
|------|-----------------|


## HM42-CP

Rev  
SC

Date: Friday, January 22, 2010

|       |    |    |    |
|-------|----|----|----|
| Sheet | 27 | of | 72 |
|-------|----|----|----|


# BLUETOOTH MODULE




JV50

**緯創資通** **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.


|                  |                          |                |
|------------------|--------------------------|----------------|
| Title            |                          |                |
| <b>BLUETOOTH</b> |                          |                |
| Size             | Document Number          | Rev            |
|                  | <b>HM42-CP</b>           | SC             |
| Date:            | Friday, January 22, 2010 | Sheet 28 of 72 |



previous 4.7uF 0805 16V Y5V  
Current 4.7uF 0805 25V X5R  
1211 -SC




HM42-CP SA




1027 -SB

For AFR suggestion,  
add 0.1uf cap for reduce ESD



because 22.10321.B81 and 22.10321.C41  
shortage in Lab stage,stuff 22.10321.361.



1126 -SC

Pin1 -> left side

1123 -SC

0113 -1

40 USB\_PWR\_EN# >>>

5V\_S5

SCD1U16V2Z-GP

EC84

C622

20.K0276.024

Eng stuff 20.K0216.024 Pin1 -> left side  
PD change to 20.K0276.024 Pin1 -> left side  
so do not swap net

UMA






|                           |                          |                                                                               |           |
|---------------------------|--------------------------|-------------------------------------------------------------------------------|-----------|
| <b>緯創資通</b>               |                          | <b>Wistron Corporation</b>                                                    |           |
|                           |                          | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |           |
| Title                     |                          |                                                                               |           |
| <b>USB and Audio CONN</b> |                          |                                                                               |           |
| Size                      | Document Number          |                                                                               | Rev       |
|                           | <b>HM42-CP</b>           |                                                                               | <b>SC</b> |
| Date:                     | Friday, January 22, 2010 | Sheet                                                                         | 29 of 72  |






- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.

# LAN Connector

# LAN Connector









Gain=  $R_f/R_i=52K/20K=2.6V/V$   
 $f(HP)=1/(2 \pi * 20K * 0.47uF)=16.9Hz$   
 If  $V_{IN}=1.54V$  Gain=2.6V/V  $R_L=4\Omega$   $V_O(peak)=4V$   $V(rms)=2.828V$   
 Power=  $2.446^2/4=1.5W$

UMA

Internal Speaker





Discrete N11M

|                     |                          |                                                                               |           |
|---------------------|--------------------------|-------------------------------------------------------------------------------|-----------|
| <b>緯創資通</b>         |                          | <b>Wistron Corporation</b>                                                    |           |
|                     |                          | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |           |
| Title               |                          |                                                                               |           |
| <b>AUDIO SPEARK</b> |                          |                                                                               |           |
| Size                | Document Number          |                                                                               | Rev       |
|                     | <b>HM42-CP</b>           |                                                                               | <b>SC</b> |
| Date:               | Friday, January 22, 2010 | Sheet 34 of 72                                                                |           |

JV50

|                                                                                                                                          |                 |                |
|------------------------------------------------------------------------------------------------------------------------------------------|-----------------|----------------|
| <div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br/>Taipei Hsien 221, Taiwan, R.O.C.</div> |                 |                |
| Title                                                                                                                                    |                 |                |
| Resrve MDC                                                                                                                               |                 |                |
| Size                                                                                                                                     | Document Number | Rev            |
|                                                                                                                                          | HM42-CP         | SC             |
| Date: Friday, January 22, 2010                                                                                                           |                 | Sheet 35 of 72 |




| Pin | Name    | SD Mode Description          |
|-----|---------|------------------------------|
| 1   | CD/DAT3 | Card detect/Data line[Bit 3] |
| 2   | CMD     | Command/Response             |
| 3   | VSS1    | Supply voltage ground        |
| 4   | VDD     | Supply voltage               |
| 5   | CLK     | Clock                        |
| 6   | VSS2    | Supply voltage ground        |
| 7   | DAT0    | Data line[Bit 0]             |
| 8   | DAT1    | Data line[Bit 1]             |
| 9   | DAT2    | Data line[Bit 2]             |

| Pin No. | SD/MMC   | MS/MS PRO | xD     |
|---------|----------|-----------|--------|
| P1      | xD-R/B   |           | 2P     |
| P2      | xD-RE    |           | 3P     |
| P3      | xD-CE    |           | 4P     |
| P4      | xD-CLE   |           | 5P     |
| P5      | xD-ALE   |           | 6P     |
| P6      | xD-WE    |           | 7P     |
| P7      | xD-WP    |           | 8P     |
| P8      | xD-D0    |           | 10P    |
| P9      | xD-D1    |           | 11P    |
| P10     | SD-DAT2  | 9P        |        |
| P11     | SD-DAT3  | 1P        |        |
| P12     | SD-CMD   | 2P        |        |
| P13     | 4in1-GND | 3P/6P     | 1P/10P |
| P14     | MS-VCC   |           | 8P     |
| P15     | MS-SCLK  |           | 8P     |
| P16     | MS-DATA3 |           | 7P     |
| P17     | MS-INS   |           | 6P     |
| P18     | MS-DATA2 |           | 5P     |
| P19     | MS-DATA0 |           | 4P     |

| Pin No. | SD/MMC     | MS/MS PRO       | xD     |
|---------|------------|-----------------|--------|
| P20     | MS-DATA1   |                 | 3P     |
| P21     | MS-BS      |                 | 2P     |
| P22     | 4in1-GND   | 3P/6P           | 1P/10P |
| P23     | SD-VCC     | 4P              |        |
| P24     | SD-CLK     | 5P              |        |
| P25     | SD-DAT0    | 7P              |        |
| P26     | xD-D2      |                 | 12P    |
| P27     | xD-D3      |                 | 13P    |
| P28     | xD-D4      |                 | 14P    |
| P29     | SD-DAT1    | 8P              |        |
| P30     | xD-D5      |                 | 15P    |
| P31     | xD-D6      |                 | 16P    |
| P32     | xD-D7      |                 | 17P    |
| P33     | xD-VCC     |                 | 18P    |
| P34     | xD-CD-SW   |                 | 19P    |
| P35     | SD-WP-SW   | SD-WP-SW        |        |
| P36     | SD-CD-SW   | SD-CD-SW        |        |
| P37     | 4 IN 1-GND | SD-WP/CD-SW-GND |        |
| P38     |            |                 |        |

## 5 IN1 CARD-READER (SD/MMC/MS/MS PRO/XD)



| Pin | Name   | Dir    | description               |
|-----|--------|--------|---------------------------|
| 1   | XD_CD# | -      | presence detect           |
| 2   | R/B#   | OUT    | Ready / Busy (open-drain) |
| 3   | RE#    | IN     | Read Enable               |
| 4   | CE#    | IN     | Card Enable               |
| 5   | CLE    | IN     | Command Latch Enable      |
| 6   | ALE#   | IN     | Address Latch Enable      |
| 7   | WE#    | IN     | Write Enable              |
| 8   | WP#    | IN     | Write Protect             |
| 9   | GND    | -      | Ground                    |
| 10  | SD0    | IN/OUT | data bit 0                |
| 11  | SD1    | IN/OUT | data bit 1                |
| 12  | SD2    | IN/OUT | data bit 2                |
| 13  | SD3    | IN/OUT | data bit 3                |
| 14  | SD4    | IN/OUT | data bit 4                |
| 15  | SD5    | IN/OUT | data bit 5                |
| 16  | SD6    | IN/OUT | data bit 6                |
| 17  | SD7    | IN/OUT | data bit 7                |
| 18  | VCC    | -      | 3.3V power                |

| Pin | Pin Name   | Description                     |
|-----|------------|---------------------------------|
| 1   | VSS        | Vss                             |
| 2   | BS         | Bus state signal                |
| 3   | DATA1      | Data1 Parallel / NC Serial      |
| 4   | SDIO/DATA0 | Data0 Parallel / Data Serial    |
| 5   | DATA2      | Data2 Parallel / NC Serial      |
| 6   | INS        | Stick detect (connected to VSS) |
| 7   | DATA3      | Data3 Parallel / NC Serial      |
| 8   | SCLK       | Clock signal                    |
| 9   | VCC        | Vcc (2.7V - 3.6V)               |
| 10  | VSS        | Vss                             |

UMA



**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Cardreader**



Size: Document Number **HM42-CP** Rev: **SC**


Date: Friday, January 22, 2010 Sheet 36 of 72

# Mini Card Connector(WLAN) Support debug-card




# Mini Card Connector(Robson2 and 3G)





## Thermal Get define

- Sensor0 => CPU  
Sensor1=> system temp (thermal DPX1)  
Sensor2=> HW T8 shut down(thermal DPX2)  
Sensor3=> unused(thermal DPX3)  
Sensor4=> MCH  
Sensor5=> PCH  
Sensor6=> Adpater Current  
Sensor7=>dGPU  
Sensor8=>Battery Thermal  
Sensor9=>Battery Current



Therm\_set voltage = $[49.9\text{K}/(21\text{K}+49.9\text{K})]\times 5=3.519\text{ V}$




$$\text{THERM\_SET} = [(T_{\text{set}} - 72) \times 0.02 + 0.34] \times V_{\text{CC}}$$

T set = 90 degree


therm\_set is 3.5V =>  $[(90-72) \times 0.02 + 0.34] \times 5 = 3.5\text{V}$

```
DXP1: System Sensor
DXP2: H/W Setting(T8)
DXP3: do not use
```

Prevent BIOS data loss solution  
1019 -SB




## Internal Keyboard Connector



change connect to FPC (Same as Lab)  
20.K0251.026 Pin 1 -> left side  
20.K0320.026 Pin 1 -> right side (use in lab stage)  
so swap net

0105 -1



## Cover Up Switch



do not use 74.00268.07B in project for Deark suggestion  
10-28 -SB

L16 -> 68.00082.011 is a obsoleted part  
0930 -SA







Impedance: 60-ohm  
rated Current :3A




| PCB Version A/D (Pin#) | Pull-Down Resistor | Pull-Up Resistor (3.0V AUX_S5) | Voltage |
|------------------------|--------------------|--------------------------------|---------|
|------------------------|--------------------|--------------------------------|---------|



|          |      |      |       |
|----------|------|------|-------|
| SA       | 100K | 10K  | 3.0V  |
| SB       | 100K | 20K  | 2.75V |
| SC       | 100K | 30K  | 2.54V |
| -1       | 100K | 47K  | 2.24V |
| Reserved | 100K | 68K  | 1.94V |
| Reserved | 100K | 82K  | 1.81V |
| Reserved | 100K | 100K | 1.65V |

Model ID  
14" PH 10K 3.3V\_AUX\_S5  
17" PL 10K GND






### System BIOS Flash ROM





### GOLDEN FINGER FOR DEBUG BOARD





Discrete N11M

**緯創資通** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|       |                          |         |          |
|-------|--------------------------|---------|----------|
| Title |                          | BIOS    |          |
| Size  | Document Number          | HM42-CP |          |
| Date: | Friday, January 22, 2010 | Sheet   | 41 of 72 |
|       |                          | Rev     | SC       |




Eng stuff 20.K0498.006 Pin 1 ->right side  
PD change to 20.K0373.006 pin 1 ->left side  
so net mirror Vertically




Discrete N11M

# LED



For 2010 Acer Project, WLAN and 3G LED control by KBC



|        |                    |              |
|--------|--------------------|--------------|
| Pin 1  | 5V_S5              |              |
| Pin 2  | FRONT_PWRLED#_56_R | AC IN        |
| Pin 3  | 5V_S0              |              |
| Pin 4  | MEDIA_LED#_R       | HDD          |
| Pin 5  | 3G_LED#_R          | 3G           |
| Pin 6  | 3D3V_S0            |              |
| Pin 7  | WLAN_LED#_R        | WLAN         |
| Pin 8  | KBC_PWRBTN#_1      | Power button |
| Pin 9  | FRONT_PWRLED#_Q    | Power LED    |
| Pin 10 | GND                |              |

|                      | WLAN_LED_OFF# | WLAN_TEST_LED | WWAN_LED |
|----------------------|---------------|---------------|----------|
| WLAN ON<br>Always on | L             | H             | L        |
| WLAN ON<br>(flash)   | H             | L             | L        |
| WWAN_ON              | L             | L             | H        |
| WLAN ON<br>WWAN_ON   | L             | L             | H        |

### <Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

| Title |
|-------|
|-------|

**LED&POWERBD CONN**

Size

Document Number

**HM42-CP**

|     |    |
|-----|----|
| Rev | SC |
|-----|----|

Date: Friday, January 22, 2010

Sheet 44 of 72

# Run Power


3D3V\_AUX\_S5  
Del Aux Power schematic,  
it is not necessary for reservation

1008 -SA



1014 -SA

1009 -SA

SB 0810



1202 -SC



2ND = 84.2N702.E31

1D5V\_VTT

R234 56R2J-4-GP

<<< PM\_THRMTRIP-A# 5,16

MMBT2222A-3-GP Q37

84.02222.V11

2nd = 84.02222.S11

3rd = 84.02222.S11 1026 -SB

change 84.02222.U11to 84.02222.R11  
JV50-CP and JV71-CP have stuff in BOM

<<< RSMRST# 39,40

1016 -SB

2N7002E-1-GP

84.2N702.D31

2ND = 84.2N702.E31

1013 -1

R546 10KR2J-3-GP

DY

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1

1013 -1


1013 -1

1013 -1

1013 -1

1013 -1

1013 -1



| PM_SLP_S3# | 1D5V_S0_DDR | 1D5V_S0_PWRGD | 0D75_S0 |
|------------|-------------|---------------|---------|
| 0          | 0           | 0             | 0       |
| 1          | 1           | 1             | 1       |

UMA



緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
RUN POWER and 3D3V AUX S5




Size Document Number  
HM42-CP

Date: Friday, January 22, 2010 Sheet 45 of 72



## ISL62883 VCC\_CORE




## TPS51123 5V/3D3V



## RT9026 0D75V\_S0



## Charger BQ24745



Discrete N11M

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Power Block Diagram

Size

Document Number

Date

Friday, January 22, 2010

Sheet

46


of

72


Rev


SC





1130 -SC  
Broadlizer Cap power team testing fail,  
Del TC5 for co-layout





0114 -1  
previous C263 is 10uF (DY),  
because it is obsoleted part,  
so change to 4.7uF (DY)

Thomas 1021 -SB 84.04800.D37  
2ND = 84.08884.037

Cherry 1007  
Id=7A  
Qg=8.7~13nC  
Rds(on)=23~30mohm

68.3R31A.10V  
D = 68.3R310.20A

84.04134.037  
2ND = 84.08878.037  
Thomas 1021 -SB

Id=7.7A  
Qg=8.5~13nC  
Rds(on)=16.5~21mohm

$$V_{out} = 2 * (1 + R1/R2)$$

|         | GND                  | VREF                 | VREG3                | VREG5                |
|---------|----------------------|----------------------|----------------------|----------------------|
| SKIPSEL | AUTOSKIP             | PWM                  | 00A AUTOSKIP         | 00A AUTOSKIP         |
| TONSEL  | 200k/CH1<br>250k/CH2 | 245k/CH1<br>305k/CH2 | 300k/CH1<br>375k/CH2 | 365k/CH1<br>460k/CH2 |

<Variant Name>


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchi,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **RT8223 5V/3D3V**

Size: Document Number **HM42-CP** Rev: **SC**

Date: Friday, January 22, 2010 Sheet 49 of 72

## ***RT8209E for 1D5V***






Discrete N11M

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                     |                          |                |           |
|---------------------|--------------------------|----------------|-----------|
| Title               |                          |                |           |
| <b>RT8209B 1D5V</b> |                          |                |           |
| Size                | Document Number          |                | Rev       |
|                     | <b>HM42-CP</b>           |                | <b>SC</b> |
| Date:               | Friday, January 22, 2010 | Sheet 50 of 72 |           |




becasue of 1.05V\_S0 and 1.05V\_VTT combin together  
use PM\_SLP\_S3# Enable 1.05V power




# RT9025 for 1D8V\_S0

20090915




# RT9026 for 0D75V\_S0



<Variant Name>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                                |                 |                         |    |
|--------------------------------|-----------------|-------------------------|----|
| Title                          |                 | RT9025 1D8V/RT9026 0D75 |    |
| Size                           | Document Number | Rev                     | SC |
| Date: Friday, January 22, 2010 |                 | Sheet 52 of 72          |    |





## RT8208A for VGA




Table 1. Performance Modes

| Mode             | Product (s)          | NVCLK (MHz) | MCLK (MHz) DDR3 | NVWDD  |
|------------------|----------------------|-------------|-----------------|--------|
| Performance (P0) | N11P-GE1             | 575         | 790             | 0.95 V |
| Performance (P0) | N11P-LP1             | 475         | 700             | 0.85 V |
| Balanced (P8)    | N11P-GE1<br>N11P-LP1 | 405         | 324             | 0.85 V |
| Battery (P12)    | N11P-GE1<br>N11P-LP1 | 135         | 135             | 0.80 V |

Table 1. Performance Modes

| Mode             | Product (s)                       | NVCLK (MHz) | MCLK (MHz) DDR3 | NVVD D        |
|------------------|-----------------------------------|-------------|-----------------|---------------|
| Performance (P0) | <del>N11M-GE1</del>               | 625         | 790             | <u>1.03 V</u> |
| Performance (P0) | N11M-LP1                          | 525         | 700             | 0.86 V        |
| Balanced (P8)    | <del>N11M-GE1</del> ,<br>N11M-LP1 | 405         | 405             | <u>0.85 V</u> |
| Battery (P12)    | <del>N11M-GE1</del> ,<br>N11M-LP1 | 135         | 135             | <u>0.85 V</u> |

Table 1. Performance Modes

| Mode             | Product (s)          | NVCLK (MHz) | MCLK (MHz)<br>DDR3 | NVVD   |
|------------------|----------------------|-------------|--------------------|--------|
| Performance (P0) | N11M-OP1             | 625         | 790                | 1.03 V |
| Performance (P0) | N11M-OP2             | 525         | 700                | 0.86 V |
| Balanced (P8)    | N11M-OP1<br>N11M-OP2 | 405         | 405                | 0.85 V |

### N11P-GE1


For 40nm GPU the NVVDD and GPIO5(NVVDD\_ALTV0) /GPIO6(NVVDD\_ALTV1) relationship

| GPIO6/NVDD_ALTV1 | GPIO5//NVDD_ALTV0 | NVDD |
|------------------|-------------------|------|
| 0                | 0                 | 0.8  |
| 0                | 1                 | 0.85 |
| 1                | 0                 | 0.95 |

N11M-GE1/N11M-OP1

For 40nm GPU the NVVDD and GPIO5(NVVDD\_ALTV0)/GPIO6(NVVDD\_ALTV1) relationship

| GPIO6/NVDD_ALTV1 | GPIO5/NVDD_ALTV0 | NVDD |
|------------------|------------------|------|
| 0                | 1                | 0.85 |
| 1                | 0                | 1.03 |



cherry request 9 pcs Gap,  
becasue of space concern,  
only add 5pcs Cap.


UMA

緯創資通


**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                                |                 |     |    |
|--------------------------------|-----------------|-----|----|
| Title                          |                 |     |    |
| <b>RT8209A VGA CORE</b>        |                 |     |    |
| Size                           | Document Number | Rev |    |
| Customr                        | <b>HM42-CP</b>  |     |    |
| Date: Friday, January 22, 2010 | Sheet 55        | of  | 72 |

# Adaptor in to generate DCBATOUT



## BATTERY CONNECTOR



### Pin Definition:

|   |       |                                          |
|---|-------|------------------------------------------|
| 1 | GND   | Batt-, Battery Negative Terminal         |
| 2 | GND   | Batt-, Battery Negative Terminal         |
| 3 | SMD   | SMBus data interface I/O pin             |
| 4 | SMC   | SMBus clock interface I/O pin            |
| 5 | TH    | Connect to Resistor to GND (10kΩ to GND) |
| 6 | BI    | System present pin, low active           |
| 7 | BATT+ | Batt+, Battery Positive Terminal         |
| 8 | BATT+ | Batt+, Battery Positive Terminal         |

Core Design

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

AD/BATT CONN

Size

Document Number


HM42-CP

Rev

SC

Date: Friday, January 22, 2010

Sheet 57 of 72



## Check test point

~~delete 3D3V\_S0 test point~~



Test Point放在Dimm Door打開可量測處

<Variant Name>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**AFTE TP**

Size

Document Number

**HM42-CP**

Rev

**SC**

Date: Friday, January 22, 2010

Sheet 59 of 72

**+3VS to 1.8V Transfer**

**+1.5V to FBVDD Transfer**

**+1.05V to +1.05V\_NV Transfer**

**Discharge Circuit**

UMA

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: NV power

Size: A3

Document Number: HM42-CP

Date: Friday, January 22, 2010

Sheet: 61 of 72

Rev: SC

**+3VS to 1.8V Transfer**

**+1.5V to FBVDD Transfer**

**+1.05V to +1.05V\_NV Transfer**

**Discharge Circuit**

UMA

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: NV power

Size: A3

Document Number: HM42-CP

Date: Friday, January 22, 2010

Sheet: 61 of 72

Rev: SC

**+3VS to 1.8V Transfer**

**+1.5V to FBVDD Transfer**

**+1.05V to +1.05V\_NV Transfer**

**Discharge Circuit**

UMA

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: NV power






Size: A3


Document Number: HM42-CP

Date: Friday, January 22, 2010

Sheet: 61 of 72

Rev: SC





VGA 1 N11P-GE1 A3-->71.0N11P.GOU,  
N11M-GE1-B -A3 -> 71.0N11M.EOU


Table 4. Resistor for 3GIO\_PADCFG in STRAP1

| Configuration | 3GIO_PADCFG [3:0] | Resistor Value         | Notes                               |
|---------------|-------------------|------------------------|-------------------------------------|
| Previous      | 0110              | 25 kΩ pull-down to GND | Previously changed Notebook Default |
| Updated       | 1110              | 35 kΩ pull-up to VDD   | Updated Notebook Default            |

| Features           | N11M-OP1            |
|--------------------|---------------------|
| Host platform      | PCI Express 2.0 x16 |
| Memory interface   | 64-bit DDR3         |
| Process technology | 40 nm               |
| Device ID          | 0x0A72              |

| DeviceID | N11P-GE1 (0x0A29) | N11M-GE1 (0x0A75) | N11M-OP1 (0x0A72) |
|----------|-------------------|-------------------|-------------------|
| STRAP0   | USER[0]=1         | USER[0]=1         | USER[0]=1         |
| STRAP1   | 3GIO_PADCFG[0]=0  | 3GIO_PADCFG[0]=1  | 3GIO_PADCFG[0]=1  |
| STRAP2   | PCI_DEVID[0]=0    | PCI_DEVID[0]=1    | PCI_DEVID[0]=1    |
| STRAP3   | PCI_DEVID[1]=0    | PCI_DEVID[1]=1    | PCI_DEVID[1]=1    |
| STRAP4   | PCI_DEVID[2]=1    | PCI_DEVID[2]=1    | PCI_DEVID[2]=1    |
| STRAP5   | PCI_DEVID[3]=0    | PCI_DEVID[3]=0    | PCI_DEVID[3]=0    |

| Configuration | Vendor  | Strap |
|---------------|---------|-------|
| 64Mx16 DDR3   | Hynix   | 0x2   |
|               | Samsung | 0x3   |



| Chip      | N11P-GS1-A2 | N11P-GE1-A2 | N11P-LP1-A2 |
|-----------|-------------|-------------|-------------|
| Device ID | 0x0A72      | 0x0A75      | 0x0A78      |

| Chip      | N11M-GS1-B-A2 | N11M-GE1-B-A2 |
|-----------|---------------|---------------|
| Device ID | 0x0A35        | 0x0A75        |

緯創資通 Wistron Corporation

21F, 88, Sec. 1, Hsin Ta Wu Rd., Hsinchu, Taipei Hsien 301, Taiwan, R.O.C.


File: N11P(1/6) PEG

Size: A2


Document Number: HM42-CP

Date: Friday, January 22, 2010


Rev: SC







120mA






1006 -SA


N11P or N11M VGA stuff R277  
N11P or N11M Fermi VGA stuff R282

120mA

N11PM\_only\_DIS\_Muxless




1202 -SC




SMBC N11PM  
SMBD N11PM


HM42-CP NV Muxless SA 0916




1105 -SC



HM42-CP NV Muxless SA 0923




1202 -SC




**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                        |                          |                |           |
|------------------------|--------------------------|----------------|-----------|
| Title                  |                          |                |           |
| <b>N11P(6/6) POWER</b> |                          |                |           |
| Size<br>A3             | Document Number          |                | Rev       |
|                        | <b>HM42-CP</b>           |                | <b>SC</b> |
| Date:                  | Friday, January 22, 2010 | Sheet 67 of 72 |           |




# DDR3



SAMSUNG: 72.41164.H0U(Use OEM PN:VR.1GB0B.006)  
HYNIX: 72.51G63.C0U(Use OEM PN: VR.1GB0G.004)






# DDR3



```
SAMSUNG: 72.41164.H0U
HYNIX:   72.51G63.C0U
```

# DDR3




```
SAMSUNG: 72.41164.H0U
HYNIX:   72.51G63.C0U
```

HM42-CP

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


|                                |                 |       |           |
|--------------------------------|-----------------|-------|-----------|
| Title                          |                 |       |           |
| VRAM(3/4)                      |                 |       |           |
| Size<br>A3                     | Document Number |       | Rev<br>SC |
| HM42-CP                        |                 |       |           |
| Date: Friday, January 22, 2010 | Sheet           | 70 of | 72        |

# DDR3



**SAMSUNG: 72.41164.H0U**

**HYNIX: 72.51G63.C0U**



UMA

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                  |                          |                |           |
|------------------|--------------------------|----------------|-----------|
| Title            |                          |                |           |
| <b>VRAM(4/4)</b> |                          |                |           |
| Size<br>A3       | Document Number          |                | Rev       |
|                  | <b>HM42-CP</b>           |                | <b>SC</b> |
| Date:            | Friday, January 22, 2010 | Sheet 71 of 72 |           |

3) Samsung VRAM FBRAM1~8 PN:VR.1GB0B.006

Hynix VRAM FBRAM1~8 PN:VR.1GB0G.004

4) VGA 1 N11P-GE1 A3->71.0N11P.G0U,  
N11M-GE1-B -A3 -> 71.0N11M.E0U  
N11M-OP1 ->

6) VGA 1 N11P-GE1-> R53 49.9K(64.49925.6DL)  
N11M-GE1 -> R53 32.4K(64.32425.6DL)

7) R26 stuff Hynix VRAM : 15K(64.15025.6DL)  
Samsung VRAM : 20K(64.20025.6DL)

8) R45 stuff N11M use 60.4 ohm (64.32425.6DL)  
N11P use 40.2 ohm (64.40R25.6DL)

9) Muxless SKU stuff R181 2.37K (64.23715.6DL)  
UMA SKU Stuff R181 2.4K (64.24015.6DL)

10) N11M OP1 ->R392 15K(64.15025.6DL)  
N11M GE1 ->R392 30K(64.30025.6DL)

Mini Card 2nd and 3rd source PN confirm

Card Reader 2nd source confrim

## [ ECR ]

| Date  | released by | ECR Number |
|-------|-------------|------------|
| 11/22 | Anita       | R1001240   |

[Old]

PCH1 PN : 71.0IBEX.A0U

[New]

PCH1 PN : 71.0HM55.00U(KI.G5501.002)

[lab -SB]

2nd -> UMA (S01G)

1st -> Diserete N11P Hynix(S02G)  
1st +3rd -> Diserete N11M Hynix(S03G)  
2nd +4th -> Diserete N11M Samsung(S04G)  
1st -> Diserete N11P Samsung (S05G)  
2nd -> N11M Hynix\_support Optimus (S06G)

[Eng -SC]

2nd -> UMA Non 3G (55.4GY01.S07G)

1st -> Diserete N11P Hynix\_3G(55.4GZ01.S03G)  
1st +3rd -> Diserete N11M Hynix\_3G(55.4GY01.S09G)  
2nd +4th -> Diserete N11M Samsung\_Non 3G(55.4GZ01.S02G)  
1st + 5th -> Diserete N11P Samsung \_3G(55.4GY01.S10G)  
1st +3 rd -> UMA Non 3G Non HDMI (55.4GW01.S01G)

[PD -1]

UMA 3G (55.4GY01.M01G)

Diserete N11P Hynix\_3G(55.4GY01.M02G) => 1st

Diserete N11P Hynix\_Non 3G(55.4GY01.M03G) => 2nd

UMA Non 3G (55.4GY01.M04G)

Diserete N11M Hynix\_3G(55.4GY01.M05G)

Diserete N11P Samsung \_3G(55.4GY01.M06G) =>1 st

Diserete N11M Samsung\_Non 3G(55.4GY01.M07G)

[PD action]

qual TPCN1 2nd source(20.K0296.006)

qual KB1 2nd source(20.K0382.026)

qual HDMI 2nd and 3rd

qual ODD1 3rd source(62.10065.E01)

qual PWRCN1 2nd and 3rd

qual RTC1 4th source

qual BT1 2nd and 3 source

qual U51 and U15 2nd source

qual TC13 2nd source(77.21571.111)

qual U32 2nd source

Qual HS1,HS2 2nd: 34.4B417.401

UMA

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Modify History**

Size

Document Number

**HM42-CP**

Rev  
**SC**

Date: Friday, January 22, 2010

Sheet 72 of 72